synthesizable rtl styleby Zhangyi PeiFreeASIC-oriented SystemVerilog coding guidelines for clear, maintainable, and synthesis-friendly RTL.10